A 70 nm InAs channel quantum well field effect transistor (QWFET) fabricated by a narrowing source-drain (S/D) spacing technique was realized for future high-speed and logic applications. The S/D spacing was decreased from 3 to 0.65 mm through a simple fabrication process, which is an ameliorative redeposition ohmic technique. The drain-source current density and transconductance of the device were increased from 391 to 517 mA/mm and from 946 to 1348 mS/mm after the scaling of the S/D spacing, respectively. In addition, the current gain cutoff frequency ( f T ) was also increased from 185 to 205 GHz. These results show that the easy method can effectively improve the III-V QWFET device performance for high-frequency and high-speed applications. #
F
or advanced wireless communications, InP-based quantum well field effect transistors (QWFETs) have attracted considerable attention in sub-millimeterwave semiconductor technologies and demonstrated an excellent high-frequency performance because of their superior electronic transport properties and high saturation velocity. 1) Moreover, it is also a potential candidate FET for next-generation low-power digital logic applications to extend Moore's law beyond the 22-nm-node era. 2, 3) Generally, reductions in gate length and device pitch are the key driving force behind future millimeter wave or digital applications. Additionally, the associated parasitic resistances are no longer negligible and become a decisive factor in the performance enhancement of such ultrahigh-speed QWFETs. However, the state-of-the-art QWFETs typically have a source-drain ohmic contact separation on the order of 1.5 to 3 mm.
4)
This problem may be solved through the adjustment of the self-aligned gate (SAG) process to attain low parasitic elements by reducing the physical separation between the metallized ohmic contacts and the intrinsic gate region.
5)
The source resistance (R S ) is the most critical component for achieving a high transconductance and a high RF performance. Previous effort in the SAG process was complex, and ion implantation for source-drain (S/D) doping 6, 7) was often adopted, which is not suitable for the fabrication of III-V FETs since active ions may damage the wafer structure. Furthermore, the activation annealing after ion implantation is always performed at high temperatures (such as 800 -1000 C), which are close to the growth temperature of the III-V epitaxial structure.
8) It may result in grain regrowth or form numerous hot carriers that make the devices easier to break down.
In this study, 70 nm InAs channel QWFETs were fabricated by a modified self-aligned gate technology. This technology was developed simply with ohmic metal redeposition, which effectively reduced the source/drain spacing from 3 to 0.65 mm, and was also considered suitable for mass production. The measurement results in this work clearly evidenced that superior device performance can be easily achieved through a few added simple fabrication processes.
The InAs QWFET structure was grown by molecular beam epitaxy (MBE) on a 2-in.-diameter InP substrate. The For the device fabrication, the mesa was formed by wet chemical etching, and the ohmic contacts were formed with a 3 mm S/D spacing by evaporating Au/Ge/Ni/Au on the heavily doped cap layer. After the 70 nm T-shaped gate process, the 1500-Å -thick SiO 2 film was deposited as a hard mask at 200 C by plasma-enhanced chemical vapor deposition to protect the 70 nm T-shaped gate, and then, the SiO 2 film between the source and drain region was removed by diluted HF (1 : 100). To reduce the effect of side etching, the etching time should be controlled accurately. Subsequently, a thin Au layer (around 500 Å ) was redeposited by e-gun evaporation, covered from the source area to the drain area, forming a 0.65 mm S/D spacing as an ohmic metal after the lift-off technique. Finally, the devices were passivated with 600 Å SiN x by PECVD at 200 C. Figure 1(a) shows the schematic description of the QWFET process flow with the newly proposed method. The cross-sectional SEM images of the 70 nm T-shaped gate with a 0.65 mm S/D spacing are shown in Figs. 1(b) and 1(c), respectively. The specific contact resistance was measured to be 0.07 Ámm measured by a transmission line method (TLM).
The device with a 0.65 mm S/D spacing exhibited very good pinch-off characteristics, and a saturation current density (I DS ) of 517 mA/mm was achieved at V DS ¼ 0:5 V and V GS ¼ 0 V, as shown in Fig. 2 , as compared with the drain current of 391 mA/mm for the device with a 3 mm S/D spacing. This drain current density increase was mainly due to the ameliorative ohmic technique that greatly reduced the access resistance. In addition, the highly doped cap layer structure with high doping promoted the formation of nonalloy ohmic contacts with a low specific contact resistance. In this study, the extracted source resistance R S was 5 for the device with a 3 mm S/D spacing compared with 1.1 for the device with a 0.65 mm S/D spacing. As a result, it is concluded that the reduction in parasitic resistance by reducing the access resistance between the source (drain) and the gate is the main reason for the performance enhancement of the device.
The transconductance g m and the drain source current plotted as functions of V GS for controlled devices with a redeposited ohmic process are shown in Figs. 3(a) and 3(b) . The peak g m value increased from 946 mS/mm for the controlled device to 1348 mS/mm for that with a 0.65 mm S/D spacing, both measured at V DS ¼ 0:5 V. This increase is mainly attributed to increase in I DS . Moreover, the threshold voltage (V th ) slightly shifted from À0:58 V (without a redeposition ohmic metal) to À0:6 V (with a redeposition ohmic metal) when biased at V DS ¼ 0:5 V. The threshold voltage is defined as V GS when I DS reaches 1 mA/mm. It is probably due to the scaling of the gate-drain distance that increases the electric field between the gate and the drain, and modifies the threshold voltage.
As for the gate-drain breakdown voltage (V DG,BR ), the value decreased from 3.6 V for the standard device to 3.4 V for that with a redeposited ohmic process, mainly as a result of the increase in the electric field between the gate and the drain that reduces the device breakdown voltage. However, the diminution of the gate-drain breakdown voltage is still acceptable for low-voltage applications. spacing by extrapolating H 21 and U g using least-squares fitting with a À20 dB/dec slope as compared with the case of f T ¼ 185 GHz and f max ¼ 142 GHz for the controlled device. This RF performance improvement was due to the decrease in source resistance (R S ) and the increase in g m in the applied gate bias range. In addition, the H 21 curve becomes straighter in at a lower frequency in Fig. 4(b) , which is further evidence of the reduced R S for a weak feedback effect. However, the fringing capacitance shows a small increase because of the close spacing between the electrodes. The capacitance at the gate-source end was extracted by high-frequency S-parameter measurement and observed to increase from 36.76 fF for the controlled device to 44.47 fF for the device with a 0.65 mm S/D spacing. It is believed that the DC and RF performances can be improved if we can design the optimal device layout with a low fringing capacitance. In this study, the use of a new proposed redeposition ohmic technology to improve the DC and RF performances of the QWFETs has been demonstrated. The InAs-channel QWFETs exhibit I DS ¼ 517 mA/mm, g m ¼ 1348 mS/mm, and an f T ( f max ) of 205 GHz (170 GHz) after the redeposition ohmic metal process. It is believed that the novel and straightforward technology can markedly improve the DC and RF performances of the QWFETs. The device with the scaling of S/D spacing also maintains the well gate-drain breakdown voltage. The results demonstrated that a superior QWFET device performance enhancement for high-frequency, high-speed and low-power logic applications can be achieved through the adoption of a very simple ameliorated redeposition ohmic process with an optimal epitaxy. The parasitic source and drain resistances were significantly reduced from 5.0 to 1.1 , as evidenced from the values extracted through S-parameter measurement. 
